vllm.models.minimax_m3 ¶
MiniMax M3 model — hardware-isolated entry point.
The implementation lives under nvidia/ and amd/; this module picks the right one for the current platform and re-exports the public classes used by the model registry. (Mirrors vllm.models.deepseek_v4.)
Modules:
Classes:
-
MiniMaxM3MTP– -
MiniMaxM3SparseForCausalLM–MiniMax M3 (sparse/dense backbone) for causal language modeling.
-
MiniMaxM3SparseForConditionalGeneration–Top-level (VL) entry point for MiniMax M3.
MiniMaxM3MTP ¶
Bases: Module
Source code in vllm/models/minimax_m3/amd/mtp.py
163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 | |
_get_mtp_layer_idx_from_weight_name(name) ¶
Return the MTP layer index in .mtp.layers.{idx}., else None.
Source code in vllm/models/minimax_m3/amd/mtp.py
_map_checkpoint_name(name) ¶
Map a full checkpoint key to this MTP module's parameter name.
The MTP module only owns the .mtp.layers. weights plus the token embedding and LM head, which the checkpoint shares with the main model. Everything else belongs to other modules and is ignored here by returning None.
Source code in vllm/models/minimax_m3/amd/mtp.py
MiniMaxM3SparseForCausalLM ¶
Bases: Module, SupportsPP, SupportsEagle3
MiniMax M3 (sparse/dense backbone) for causal language modeling.
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3SparseForConditionalGeneration ¶
Bases: Module, SupportsMultiModal, SupportsPP, SupportsEagle3
Top-level (VL) entry point for MiniMax M3.
Owns the shared MiniMax-M3 vision tower on ROCm and delegates text generation to the AMD language-model path.
Source code in vllm/models/minimax_m3/amd/model.py
1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 | |