vllm.models.minimax_m3.amd.model ¶
Inference-only MiniMax M3 (text backbone) model — AMD ROCm implementation.
Self-contained per-platform impl (mirrors deepseek_v4/amd). It is identical to ../nvidia/model.py except for RMS normalization: FlashInfer's Gemma RMSNorm kernels are CUDA-only, so MiniMAXGemmaRMSNorm here uses a native (FlashInfer-free) implementation.
The MiniMax-M3-preview config selects a single set of branches
- qk_norm_type == "per_head"
- hidden_act == "swigluoai"
- use_gemma_norm == True -> Gemma-style RMSNorm everywhere
- attention_output_gate == False
- scoring_func == "sigmoid" with a routing-bias correction term
- sparse_attention_config present -> a subset of layers run the extra "index" attention branch.
Classes:
-
MiniMAXGemmaRMSNorm–Gemma-style RMS normalization (native ROCm implementation).
-
MiniMaxM3Attention–Dense attention with per-head QK norm and partial RoPE.
-
MiniMaxM3MLP–Dense SwiGLU-OAI MLP (used by the leading dense layers).
-
MiniMaxM3MoE–Sigmoid-routed MoE block with a routing-bias correction and a shared
-
MiniMaxM3SparseAttention–Block-sparse attention layer with the lightning-indexer branch.
-
MiniMaxM3SparseForCausalLM–MiniMax M3 (sparse/dense backbone) for causal language modeling.
-
MiniMaxM3SparseForConditionalGeneration–Top-level (VL) entry point for MiniMax M3.
MiniMAXGemmaRMSNorm ¶
Bases: Module
Gemma-style RMS normalization (native ROCm implementation).
Normalizes in fp32 and scales by (1 + weight) — numerically equivalent to the FlashInfer gemma_rmsnorm / gemma_fused_add_rmsnorm kernels used in the NVIDIA path, which are unavailable on ROCm. When residual is given, the fused add + norm returns the updated (normed, residual) pair.
The fp32 normalize + scale + (optional) residual-add run in a single fused Triton pass (amd.ops.gemma_rmsnorm / gemma_fused_add_rmsnorm) instead of a chain of elementwise PyTorch kernels.
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3Attention ¶
Bases: Module
Dense attention with per-head QK norm and partial RoPE.
Source code in vllm/models/minimax_m3/amd/model.py
405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 | |
MiniMaxM3MLP ¶
Bases: Module
Dense SwiGLU-OAI MLP (used by the leading dense layers).
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3MoE ¶
Bases: Module
Sigmoid-routed MoE block with a routing-bias correction and a shared expert.
Source code in vllm/models/minimax_m3/amd/model.py
290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 | |
MiniMaxM3SparseAttention ¶
Bases: Module, AttentionLayerBase
Block-sparse attention layer with the lightning-indexer branch.
This is a merged attention layer: it owns the projections (qkv + index q/k), per-head QK norms and RoPE, and the attention-backend wiring that a generic Attention layer would normally provide — it binds the MiniMaxM3SparseBackend + main impl, registers the main paged K/V cache, and owns the lightning indexer (MiniMaxM3Indexer), which holds the index-key side cache.
The index branch (index_{q,k}proj + index_norm) feeds the sparse top-k block selection. M3 always disables the index value/output projections (sparse_disable_index_value set for every sparse layer), so index_{v,o}_proj are never created.
Source code in vllm/models/minimax_m3/amd/model.py
501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 | |
MiniMaxM3SparseForCausalLM ¶
Bases: Module, SupportsPP, SupportsEagle3
MiniMax M3 (sparse/dense backbone) for causal language modeling.
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3SparseForConditionalGeneration ¶
Bases: Module, SupportsMultiModal, SupportsPP, SupportsEagle3
Top-level (VL) entry point for MiniMax M3.
Owns the shared MiniMax-M3 vision tower on ROCm and delegates text generation to the AMD language-model path.
Source code in vllm/models/minimax_m3/amd/model.py
1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 | |
_aiter_moe_fused_shared_experts_enabled(config) ¶
Whether the fused shared expert routes through aiter's grouped top-k MoE.
A strict sub-case of :func:_fuse_shared_experts_enabled: shared-expert fusion must already be opted in (VLLM_ROCM_USE_AITER_FUSION_SHARED_EXPERTS) and allowed (not under expert parallelism). When additionally on gfx950 with an active aiter MoE backend, the shared expert is appended inside aiter's biased grouped top-k kernel (num_fused_shared_experts) instead of the vLLM router's torch concat. Otherwise FSE still runs via the vLLM top-k bias router.
Source code in vllm/models/minimax_m3/amd/model.py
_build_rotary_emb(config, head_dim) ¶
Build the (partial NeoX) RoPE, honoring an optional rope_scaling config.
Without scaling the cos/sin cache is sized to max_position_embeddings (524288 native); a request whose positions exceed that reads the cache out of bounds and the worker hard-crashes (no Python traceback). When rope_scaling is set (e.g. YaRN factor: 2 to reach 1M), thread it into get_rope so the proper scaled embedding is built and its cache covers original_max_position_embeddings * factor positions. Default behavior (no scaling) is unchanged. Shared by the dense and sparse attention layers, and the index branch reuses the returned module.
Note: for the VL checkpoint, set rope_scaling on the text config (--hf-overrides '{"text_config":{"rope_scaling":{...}}}') -- that is the config the decoder reads here; a top-level override does not reach it.
Source code in vllm/models/minimax_m3/amd/model.py
_fuse_shared_experts_enabled(config) ¶
Whether to fuse the shared expert with routed experts.
ROCm only. Opt-in via VLLM_ROCM_USE_AITER_FUSION_SHARED_EXPERTS (the router-append fusion runs on both aiter and non-aiter MoE); it is disabled under expert parallelism (the shared slot is appended to the routed top-k, which the EP expert-mapping path does not handle).
Source code in vllm/models/minimax_m3/amd/model.py
_is_moe_layer(config, layer_id) ¶
Whether this layer's MLP is a sparse MoE block (vs a dense MLP).
Source code in vllm/models/minimax_m3/amd/model.py
_sparse_attention_layer_ids(config) ¶
Layer ids whose attention runs the extra sparse "index" branch.