vllm.models.minimax_m3.amd.model ¶
Inference-only MiniMax M3 (text backbone) model — AMD ROCm implementation.
Self-contained per-platform impl (mirrors deepseek_v4/amd). It is identical to ../nvidia/model.py except for RMS normalization: FlashInfer's Gemma RMSNorm kernels are CUDA-only, so MiniMAXGemmaRMSNorm here uses a native (FlashInfer-free) implementation.
The MiniMax-M3-preview config selects a single set of branches
- qk_norm_type == "per_head"
- hidden_act == "swigluoai"
- use_gemma_norm == True -> Gemma-style RMSNorm everywhere
- attention_output_gate == False
- scoring_func == "sigmoid" with a routing-bias correction term
- sparse_attention_config present -> a subset of layers run the extra "index" attention branch.
Classes:
-
MiniMAXGemmaRMSNorm–Gemma-style RMS normalization (native ROCm implementation).
-
MiniMaxM3Attention–Dense attention with per-head QK norm and partial RoPE.
-
MiniMaxM3MLP–Dense SwiGLU-OAI MLP (used by the leading dense layers).
-
MiniMaxM3MoE–Sigmoid-routed MoE block with a routing-bias correction and a shared
-
MiniMaxM3SparseAttention–Block-sparse attention layer with the lightning-indexer branch.
-
MiniMaxM3SparseForCausalLM–MiniMax M3 (sparse/dense backbone) for causal language modeling.
-
MiniMaxM3SparseForConditionalGeneration–Top-level (VL) entry point for MiniMax M3.
MiniMAXGemmaRMSNorm ¶
Bases: Module
Gemma-style RMS normalization (native ROCm implementation).
Normalizes in fp32 and scales by (1 + weight) — numerically equivalent to the FlashInfer gemma_rmsnorm / gemma_fused_add_rmsnorm kernels used in the NVIDIA path, which are unavailable on ROCm. When residual is given, the fused add + norm returns the updated (normed, residual) pair.
The fp32 normalize + scale + (optional) residual-add run in a single fused Triton pass (amd.ops.gemma_rmsnorm / gemma_fused_add_rmsnorm) instead of a chain of elementwise PyTorch kernels.
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3Attention ¶
Bases: Module
Dense attention with per-head QK norm and partial RoPE.
Source code in vllm/models/minimax_m3/amd/model.py
439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 | |
MiniMaxM3MLP ¶
Bases: Module
Dense SwiGLU-OAI MLP (used by the leading dense layers).
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3MoE ¶
Bases: Module
Sigmoid-routed MoE block with a routing-bias correction and a shared expert.
Source code in vllm/models/minimax_m3/amd/model.py
324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 | |
MiniMaxM3SparseAttention ¶
Bases: Module, AttentionLayerBase
Block-sparse attention layer with the lightning-indexer branch.
This is a merged attention layer: it owns the projections (qkv + index q/k), per-head QK norms and RoPE, and the attention-backend wiring that a generic Attention layer would normally provide — it binds the MiniMaxM3SparseBackend + main impl, registers the main paged K/V cache, and owns the lightning indexer (MiniMaxM3Indexer), which holds the index-key side cache.
The index branch (index_{q,k}proj + index_norm) feeds the sparse top-k block selection. M3 always disables the index value/output projections (sparse_disable_index_value set for every sparse layer), so index_{v,o}_proj are never created.
Source code in vllm/models/minimax_m3/amd/model.py
535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 | |
MiniMaxM3SparseForCausalLM ¶
Bases: Module, SupportsPP, SupportsEagle3
MiniMax M3 (sparse/dense backbone) for causal language modeling.
Source code in vllm/models/minimax_m3/amd/model.py
MiniMaxM3SparseForConditionalGeneration ¶
Bases: Module, SupportsMultiModal, SupportsPP, SupportsEagle3
Top-level (VL) entry point for MiniMax M3.
Owns the shared MiniMax-M3 vision tower on ROCm and delegates text generation to the AMD language-model path.
Source code in vllm/models/minimax_m3/amd/model.py
1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 | |
_aiter_moe_fused_shared_experts_enabled(config) ¶
Whether the fused shared expert routes through aiter's grouped top-k MoE.
A strict sub-case of :func:_fuse_shared_experts_enabled: shared-expert fusion must already be opted in (VLLM_ROCM_USE_AITER_FUSION_SHARED_EXPERTS) and allowed (not under expert parallelism). When additionally on gfx950 with an active aiter MoE backend, the shared expert is appended inside aiter's biased grouped top-k kernel (num_fused_shared_experts) instead of the vLLM router's torch concat. Otherwise FSE still runs via the vLLM top-k bias router.
Source code in vllm/models/minimax_m3/amd/model.py
_build_rotary_emb(config, head_dim) ¶
Build the (partial NeoX) RoPE, honoring an optional rope_scaling config.
Without scaling the cos/sin cache is sized to max_position_embeddings (524288 native); a request whose positions exceed that reads the cache out of bounds and the worker hard-crashes (no Python traceback). When rope_scaling is set (e.g. YaRN factor: 2 to reach 1M), thread it into get_rope so the proper scaled embedding is built and its cache covers original_max_position_embeddings * factor positions. Default behavior (no scaling) is unchanged. Shared by the dense and sparse attention layers, and the index branch reuses the returned module.
Note: for the VL checkpoint, set rope_scaling on the text config (--hf-overrides '{"text_config":{"rope_scaling":{...}}}') -- that is the config the decoder reads here; a top-level override does not reach it.
Source code in vllm/models/minimax_m3/amd/model.py
_fuse_shared_experts_enabled(config) ¶
Whether to fuse the shared expert with routed experts.
ROCm only. Opt-in via VLLM_ROCM_USE_AITER_FUSION_SHARED_EXPERTS (the router-append fusion runs on both aiter and non-aiter MoE); it is disabled under expert parallelism (the shared slot is appended to the routed top-k, which the EP expert-mapping path does not handle).
Source code in vllm/models/minimax_m3/amd/model.py
_is_moe_layer(config, layer_id) ¶
Whether this layer's MLP is a sparse MoE block (vs a dense MLP).
Source code in vllm/models/minimax_m3/amd/model.py
_should_skip_index_topk(config, layer_id) ¶
ATOM index_topk_freq (cross-layer index sharing).
Only 1 of every index_topk_freq sparse-attention layers recomputes the lightning-indexer top-k block selection; the rest reuse the selection the preceding compute layer wrote into the shared topk_indices_buffer this same forward pass. This cuts the indexer score + top-k cost ~freqx with negligible accuracy impact (adjacent sparse layers pick nearly the same blocks; ATOM validated GSM8K with freq=4). Gated by use_index_cache; enable via --hf-overrides '{"use_index_cache": true, "index_topk_freq": 4}'.
Source code in vllm/models/minimax_m3/amd/model.py
_sparse_attention_layer_ids(config) ¶
Layer ids whose attention runs the extra sparse "index" branch.
Source code in vllm/models/minimax_m3/amd/model.py
_sparse_attention_layer_ordinals(config) ¶
Map each sparse-attention layer id to its ordinal among sparse layers.