Skip to content

Developer Guide

This section is for developers who want to contribute to vLLM Ascend or understand its internal architecture.

Contribution

Design Documents

Explore the design documents covering patch architecture, CPU binding, model runner internals, disaggregated prefill, EPLB, ACL Graph, KV Cache Pool, custom operators, context parallel, quantization, and NPUGraph.

Evaluation

Performance and Debug